Home » Corelis Boundary-Scan Blog » JTAG Boundary-Scan (page 5)

JTAG Boundary-Scan

Corelis JTAG Boundary-Scan Products

Texas Instruments AM/DM37x CPU (ARM Cortex-A8) Support

For ScanExpress JETHot on the heels of i.MX51, we have our second Cortex-A8 CPU package: in our next ScanExpress CD release, support will be available for Texas Instruments AM/DM37x (ARM Cortex-A8) Sitara and DaVinci CPUs.The AM/DM37x CPU support package…

Read More »

Gang Programming: ScanExpress Programmer Feature

IntroductionBeginning with version 1.08 (available as part of the ScanExpress CD v7.5), the ScanExpress Programmer JTAG module includes gang (concurrent) programming support for up to 4 UUTs with supported multi-TAP JTAG controllers. By programming 4 UUT…

Read More »

SPI Flash Component Programming

IntroductionIn light of the discussion in our last installment about the relationship between JTAG and SPI, it’s no surprise that there is overlap with JTAG and SPI tools. Newer Corelis JTAG controllers include capabilities for direct communication with…

Read More »

SPI Bus and ScanExpress Tools

IntroductionOver the next few weeks, we’ll take a look at the SPI bus and how it relates to Corelis tools including ScanExpress TPG, ScanExpress Runner, and ScanExpress Programmer. ScanExpress tools support direct access to the SPI bus on the latest JTAG…

Read More »

Cortex-M3/STM32 JTAG Embedded Test (JET)

ScanExpress JET version 2.06, included on the ScanExpress v7.5 CD and on ourdownload site, adds support for ARM Cortex™-M3 cores starting with the STM32 family. STM32 is an entry-to-mid level 32-bit microcontroller family, boasting more than…

Read More »

SPI Flash Programming and Data Files for Atmel AT45

IntroductionA peculiar case pops up in our customers’ applications from time to time: The Atmel AT45 series serial Flash is on a board and needs to be programmed. These parts offer a configurable page size that has results in some peculiar addres…

Read More »

JTAG ISP and Data File Address Offsets

IntroductionIn previous posts about Flash programming, we’ve briefly touched on address offsets and how important it is to understand to which addresses (system level or Flash level) the data should be programmed. Let’s expand on this concept and…

Read More »

Run JTAG Boundary-scan Tests Over the Internet

IntroductionModern computer networks often employ technologies such as firewalls and Network Address Translation (NAT) to keep internal networks safe and secure. However, this extra layer of complexity can make connecting to simple network equipmen…

Read More »

IEEE JTAG 1149.x Standards

IntroductionThe IEEE-1149.1 standard has become ubiquitous over the years thanks to heavy use in structural test and system debug and is poised to continue to grow and adapt with new IC and board-level technologies. To better understand 1149.1 and…

Read More »

JTAG Test Debug Automation to Identify Problem PCB Pins

Identifying JTAG Compliance Nets with Automation ConfigurationIntroductionCompliance enable pins are one of the main sources of misery when developing JTAG tests—while they may be well documented and included in the BSDL, they are just as often…

Read More »
Corelis Boundary-Scan Blog