Home » Corelis Boundary-Scan Blog » JTAG Boundary-Scan » PLD Tools: creating SVF, JAM, STAPL and other formats
Bookmark and Share

PLD Tools: creating SVF, JAM, STAPL and other formats

Many vendors support creating of PLD files in SVF, JAM or STAPL format, but sometimes it’s not clear which formats should be used for a given vendor or given part. Based on our experience over the years, we’ve collected information about the file formats supported and built up preferences for particular formats when using some vendors.

Below I’ve included a table of common vendors, the software they provide, and the file formats supported. ScanExpress Runner and Programmer can accept .jbc, .svf, .stapl, and .jam files as third party test steps, so any of the vendors’ program files listed below may be used with ScanExpress tools.

Vendor Software Input File Format Output File Format Notes
Xilinx Vivado .bit .svf SVF output preferred
Altera Quartus Prime .pof, .sof, .jam, .jed .jbc, .jam, .svf JAM output preferred
Lattice Diamond .jed .svf, .stapl SVF output preferred
Microsemi SoC Libero SoC
.pdb, .stp, .isc .stp, .svf
Atmel ATMISP .hex .svf For ATmega AVR microcontrollers
Silicon Laboratories Simplicity Studio .hex .svf For Si-Labs microcontrollers
Cypress ISR .jed .stapl, .svf For Cypress PLDs


Leave a Reply

Your email address will not be published. Required fields are marked *

Corelis Boundary-Scan Blog