LIVE Three-day JTAG Boundary-Scan Engineering Training July 21, 22, & 23, 2020

Over three days, five sessions, 2 hours each session, beginning on Jul 21, 2020 at 9:00 AM PDT

Register here

ABOUT THE WEBINAR

Corelis is offering a free three-day engineering webinar training class that is replacing the on-site physical training due to the COVID-19 restrictions. The webinar will include a very deep technical dive into JTAG boundary-scan featuring Corelis ScanExpress hardware and software. The training class covers all aspects of boundary-scan testing using Corelis ScanExpress tools. Design for testability (DFT), JTAG embedded functional test (JET), in-system programming (ISP) and test procedure generation are also covered. The training includes a combination of lectures and demonstrations using actual hardware to provide you with an overview of ScanExpress test and ISP features and to have you run your own developed test.

SESSION AGENDA
7/21 9 am PDT Corelis Boundary-scan Training Session 1 – Introduction & Automatic Test Pattern Generation (ATPG)
7/21 1 pm PDT Corelis Boundary-scan Training Session 2 – ATPG Continued, Test Execution & Diagnostics
7/22 9 am PDT Corelis Boundary-scan Training Session 3 – Diagnostics Continued, Visualization, Debugging, and Cluster Tests
7/22 1 pm PDT Corelis Boundary-scan Training Session 4 – In-System-Programming (ISP) and Design-For-Testability (DFT)
7/23 9 am PDT Corelis Boundary-scan Training Session 5 – Combined Assemblies, Scripts, CPU-based test, & Advanced Topics

by Bob Deibner
Senior Applications Engineer
Corelis Inc.

Bob has been with Corelis for 12 years and has a BSEE from the University of California, Irvine. He has a deep understanding and experience in IEEE Boundary-scan test standards, as well as, Corelis products, and services. Bob has a passion for educating and training, leading Corelis training classes at customer on-site locations, online webinars, and on-site at Corelis headquarters in Cerritos, California.

Register here

On-Demand Webinar on ScanExpress JTAG Embedded Test (JET), At Speed Functional Testing

Produced July 14, 2020 

Watch here

ABOUT THE WEBINAR
Functional circuit board testing presents many challenges that are often costly and time-consuming. Most functional tests need to be customized for each design, limiting reusability. This results in software engineers vying for time between development code and test code. Even when functional tests become available, the diagnostic details are often inadequate to give clear visibility on a given problem.

ScanExpress JET is a software solution designed to overcome these challenges by automating the functional test generation process on CPU–based IEEE-1149.1 compliant circuit boards. Coined JTAG Embedded Test, JET is the preferred method for at-speed, non-intrusive functional testing.

Agenda:
Introduction
Corelis Overview and History
What is ScanExpress JET?
Features and Benefits of ScanExpress JET
Methodology
Supported Processors
HW Connection Devices
Live Demo of ScanExpress JET and Runner
Live Q & A

by Jay Marcinczyk
Field Applications Engineer
Corelis Inc.

Jay Marcinczyk, a Field Application Engineer for Corelis, has an extensive background in the embedded systems field as a tester, developer, and coder. From testing software on nuclear submarines to developing embedded diagnostics for some of the first Dell computers. The last half of his career has been working on the Sales team as an FAE. But don’t hold that against him.

Watch here

On-demand Webinar an Introduction to JTAG / Boundary-scan, Common Applications of Boundary-scan, & Good Design Practices

Produced Feb. 27, 2020

Traditional JTAG/Boundary-scan testing has empowered organizations to improve test coverage while reducing test time and cost, while leveraging the same tests throughout the product life cycle. Learn how JTAG/Boundary-scan can be used to test, debug, and program electronic systems using the popular JTAG TAP interface.

Agenda:

  • Introduction to JTAG/Boundary-scan
  • Common applications of JTAG/Boundary-scan
  • Good design practices

Q & A by Bob Deibner
Senior Applications Engineer
Corelis Inc.

Bob has been with Corelis for 12 years and has a BSEE from the University of California, Irvine. He has a deep understanding and experience in IEEE Boundary-scan test standards, as well as, Corelis products, and services. Bob has a passion for educating and training, leading Corelis training classes at customer on-site locations, online webinars, and on-site at Corelis headquarters in Cerritos, California.

Watch here